## AMENDMENTS TO CLAIMS

Claim 1 (currently amended): A method for adding an additional layer to an integrated circuit, the method comprising:

providing an integrated circuit having an interconnect layer;

depositing, over substantially all of an exposed surface of the integrated circuit, an additional layer of material whose conductivity can be altered; and

selectively altering the conductivity of a first portion of the additional layer by selective annealing, to produce a sub-circuit in the additional layer, the sub-circuit being in operative electrical communication with the integrated circuit,

wherein the sub-circuit is not visually distinguishable from a second portion of the additional layer, the second portion being disjoint from the first portion.

Claim 2 (original): The method according to claim 1 and wherein the selective annealing comprises selective laser annealing.

Claim 3 (cancelled)

Claim 4 (original): The method according to claim 3 and wherein the second portion comprises substantially all parts of the additional layer not comprised in the first portion.

Claim 5 (previously presented): The method according to claim 1 and wherein the selectively altering comprises altering substantially without removing any part of the additional layer.

Claim 6 (previously presented): An integrated circuit produced by the method of claim 1.

Application No. 10/593,386 Reply to Office Action of 2 March 2009

Claim 7 (original): A method for adding an additional layer to a plurality of integrated circuits, the method comprising:

providing a plurality of integrated circuits, each having an interconnect layer;

performing the following for each one of the plurality of integrated circuits:

depositing, over substantially all of an exposed surface of the one integrated circuit, an additional layer of material whose conductivity can be altered; and

selectively altering the conductivity of a first portion of the additional layer by selective annealing, to produce a sub-circuit in the additional layer, the sub-circuit being in operative electrical communication with the integrated circuit,

wherein the first portion of each integrated circuit has a shape, and, for at least a first integrated circuit and a second integrated circuit of the plurality of integrated circuits, the shape of the first portion of the first integrated circuit is different from the shape of the first portion of the second integrated circuit.

Claim 8 (original): The method according to claim 7 and wherein the shape of the first portion of each one of the plurality of integrated circuits on a production wafer is different from the shape of the first portion of any other of the plurality of integrated circuits on the production wafer.

Claim 9 (previously presented): The method according to claim 7 and wherein the selective annealing comprises selective laser annealing.

Claim 10 (previously presented): The method according to claim 7 and wherein the sub-circuit is not visually distinguishable from a second portion of the additional layer, the second portion being disjoint from the first portion. Claim 11 (original): The method according to claim 10 and wherein the second portion comprises substantially all parts of the additional layer not comprised in the first portion.

Claim 12 (previously presented): The method according to claim 7 and wherein the selectively altering comprises altering substantially without removing any part of the additional layer.

Claim 13 (previously presented): A plurality of integrated circuits, produced by the method of claim 7.

Claim 14 (currently amended): A method for adding an additional layer to an integrated circuit, the method comprising:

providing an integrated circuit having an interconnect layer;

depositing, over substantially all of an exposed surface of the integrated circuit, an additional layer of material whose conductivity can be altered;

selectively doping only a first portion of the additional layer of material; and

selectively altering the conductivity of the first portion of the additional layer by annealing, to produce a sub-circuit in the additional layer, the sub-circuit being in operative electrical communication with the integrated circuit, wherein the sub-circuit is not visually distinguishable from a second portion of the additional layer, the second portion being disjoint from the first portion.

Claim 15 (cancelled)

Claim 16 (original): The method according to claim 15 and wherein the second portion comprises substantially all parts of the additional layer not comprised in the first portion.

Claim 17 (previously presented): An integrated circuit produced by the method of claim 14.

Claim 18 (original): A method for adding an additional layer to a plurality of integrated circuits, the method comprising:

providing a plurality of integrated circuits, each having an interconnect layer;

depositing, over substantially all of an exposed surface of each of the plurality of integrated circuits, an additional layer of material whose conductivity can be altered;

for each one of the plurality of integrated circuits, selectively doping only a first portion of the additional layer of material of the one integrated circuit; and

selectively altering the conductivity of the first portion of the additional layer of each of the plurality of integrated circuits by annealing, to produce a sub-circuit in the additional layer, the sub-circuit being in operative electrical communication with the integrated circuit,

wherein the first portion of each integrated circuit has a shape, and, for at least a first integrated circuit and a second integrated circuit of the plurality of integrated circuits, the shape of the first portion of the first integrated circuit is different from the shape of the first portion of the second integrated circuit.

Claim 19 (original): The method according to claim 18 and wherein the shape of the first portion of each one of the plurality of integrated circuits on a production wafer is different from the shape of the first portion of any other of the plurality of integrated circuits on the production wafer.

Claim 20 (previously presented): The method according to claim 18 and wherein the sub-circuit is not visually distinguishable from a second portion of the additional layer, the second portion being disjoint from the first portion.

Claim 21 (original): The method according to claim 20 and wherein the second portion comprises substantially all parts of the additional layer not comprised in the first portion.

Claim 22 (previously presented): A plurality of integrated circuits, produced by the method of claim 18.

Claim 23 (withdrawn): An integrated circuit comprising:

a lower integrated circuit portion including an interconnect layer; and

an additional layer of material disposed over substantially all of a surface of the lower integrated circuit portion, the additional layer comprising a first portion, the first portion comprising a sub-circuit in operative electrical communication with the lower integrated circuit portion, the sub-circuit being not visually distinguishable from a second portion of the additional layer, the second portion being disjoint from the first portion.

Claim 24 (withdrawn): The integrated circuit according to claim 23 wherein the second portion comprises substantially all parts of the additional layer not comprised in the first portion.

Claim 25 (previously presented): A method for producing an integrated circuit, the method comprising:

providing a lower integrated circuit portion including an interconnect layer; and

producing an additional layer of material disposed over substantially all of a surface of the lower integrated circuit portion, the additional layer comprising a first portion, the first portion comprising a sub-circuit in operative electrical communication with the lower integrated circuit portion, the sub-circuit being not visually distinguishable from a second portion of the additional layer, the second portion being disjoint from the first portion.

Application No. 10/593,386 Reply to Office Action of 2 March 2009

Claim 26 (previously presented): The method according to claim 25 and wherein the producing comprises:

depositing, over substantially all of an exposed surface of the lower integrated circuit portion, an additional layer of material whose conductivity can be altered; and

selectively altering the conductivity of a first portion of the additional layer by selective annealing, thereby producing the sub-circuit.

Claim 27 (previously presented): The method according to claim 26 and wherein the selective annealing comprises selective laser annealing.

Claim 28 (previously presented): The method according to claim 26 and wherein the selectively altering comprises altering substantially without removing any part of the additional layer.

Claim 29 (previously presented): The method according to claim 25 and wherein the producing comprises:

depositing, over substantially all of an exposed surface of the lower integrated circuit portion, an additional layer of material whose conductivity can be altered;

selectively doping only a first portion of the additional layer of material; and

selectively altering the conductivity of the first portion of the additional layer by annealing.

Claim 30 (previously presented): The method according to claim 25 and wherein the second portion comprises substantially all parts of the additional layer not comprised in the first portion.

Claim 31 (previously presented): The method according to claim 25 and wherein the first portion has a shape, and, for at least a first integrated circuit and a second integrated circuit of a plurality of integrated circuits on a production wafer, the

Application No. 10/593,386 Reply to Office Action of 2 March 2009

shape of the first portion of the first integrated circuit is different from the shape of

the first portion of the second integrated circuit.

Claim 32 (previously presented): The method according to claim 31 and wherein

the shape of the first portion of each one of the plurality of integrated circuits on a

production wafer is different from the shape of the first portion of any other of the

plurality of integrated circuits on a production wafer.

Claim 33 (new): The method according to claim 1 and wherein the additional

layer is made of polycrystalline silicon.

Claim 34 (new): The method according to claim 1 and wherein the selectively

altering comprises altering substantially without removing any part of the

additional layer.

Claim 35 (new): The method according to claim 7 and wherein the selectively

altering comprises altering substantially without removing any part of the

additional layer.

Claim 36 (new): The method according to claim 14 and wherein the selectively

altering comprises altering substantially without removing any part of the

additional layer.

Claim 37 (new): The method according to claim 18 and wherein the selectively

altering comprises altering substantially without removing any part of the

additional layer.

9